Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and Primetime
- List Price: $126.50
- Binding: Hardcover
- Publisher: Kluwer Academic Publishers
- Publish date: 06/01/1999
The emphasis of this book is on real-time application of Synopsys tools used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-arounds described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basics of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solutions.
Advanced ASIC Chip Synthesis: Using Synopsys "RM" Design Compiler "TM" and Prime Time "RM" is intended for anyone who is revolved in the ASIC design methodology, starting from RTL synthesis to final tape-out. Target audiences for this book are practicing ASIC design engineers and graduate students undertaking advanced courses in ASIC chip design and DFT techniques.
Seller | Condition | Comments | Price |
BookReadingInc
|
Acceptable
|
$33.06
|
BookReadingInc
|
Good
|
$49.51
|
|
Books From California
Good |
$16.50
|
Ergodebooks
|
Good |
$20.53
|
readmybooks
|
Acceptable |
$32.57
|
readmybooks
|
Good |
$50.52
|
|
GridFreed
New |
$90.85
|