Error title
Some error text about your books and stuff.
Close

Analog Layout Generation for Performance and Manufacturability

by Willy Sansen

  • ISBN: 9780792384793
  • ISBN10: 0792384792

Analog Layout Generation for Performance and Manufacturability

by Willy Sansen

  • List Price: $219.00
  • Binding: Hardcover
  • Publisher: Kluwer Academic Pub
  • Publish date: 07/01/1999
  • ISBN: 9780792384793
  • ISBN10: 0792384792
used Add to Cart $130.57
You save: 40%
Marketplace Item
new Add to Cart $150.53
You save: 31%
FREE economy shipping!
Description: Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.

In this book the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using pre-determined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a complete and sensible trade-off between the different layout alternatives possible at runtime and thereforeeliminates the possible feedback route between constraint derivation, placement and layout extraction.

Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.

Expand description
Seller Condition Comments Price  
Seller: Ergodebooks
Location: Richmond, TX Ask seller a question
Condition: Good
Buy with confidence. Excellent Customer Service & Return policy.Ships Fast. 24*7 Customer Service.
Price:
$130.57
Comments:
Buy with confidence. Excellent Customer Service & Return policy.Ships Fast. 24*7 Customer Service.
please wait
Please Wait

Notify Me When Available

Enter your email address below,
and we'll contact you when your school adds course materials for
.
Enter your email address below, and we'll contact you when is back in stock (ISBN: ).